We have used electrochemical anodic oxidation to form gate oxides on strained n-channel Si:SiGe quantum wells. The oxides are characterized by current-voltage and capacitance-voltage measurements. Comparison of measured and calculated electron sheet densities in the quantum well, indicates that the oxide growth does not cause degradation of the Si:SiGe material. This is confirmed by low-temperature measurements of the electron mobility and sheet density in the quantum well.
Introduction
High-quality gate oxides are required to produce useful field effect devices in strained silicon on silicon-germanium (Si:SiGe). Unfortunately, the growth of conventional (high-temperature) thermal oxides on Si:SiGe can lead to material degradation due to strain relaxation, dopant and Ge diffusion, or the propagation of dislocations [1] [2] [3] . To address these problems a variety of methods have been used to grow low-temperature oxides on both Si:SiGe [3] [4] [5] and SiGe [6] [7] [8] . In this letter we report on the first attempt to grow a low-temperature oxide on Si:SiGe using electrochemical anodic oxidation.
Oxide growth and characterization
The Si:SiGe samples used in this study were grown by gassource molecular beam epitaxy using disilane and germane, as described elsewhere [9] . The starting substrate was a p-type, [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] cm Si wafer, on which a 1 µm linearly graded SiGe buffer was grown. The Ge content in the buffer was increased linearly from 5% to 25%. On top of the buffer layer were grown a 1 µm relaxed Si 0.75 Ge 0.25 virtual substrate and a 10 nm thick strained Si quantum well. The uppermost Si 0.75 Ge 0.25 and Si cap layers were different for the four samples studied in this work. Samples 1 and 2 were grown on on-axis (001) substrates, while samples 3 and 4 were grown on substrates tilted away from the (001) normal in the [110] direction by 2
• and 10
• respectively. Sample 1 was nominally undoped but the relatively high background doping results in the well being occupied at room temperature. The room-temperature characterization of the MOS structure was carried out using sample 1. Samples 2-4 were modulation doped and consisted of a heavily (arsenic) doped SiGe supply layer separated from the silicon quantum well by a nominally undoped SiGe spacer layer. These samples were conducting at low temperatures and were used to measure the electron mobility and sheet density at a temperature of 0.4 K. The uncertainty in the layer thicknesses is ∼20% for both the Si and SiGe. From electrochemical capacitance-voltage (e-CV) measurements we estimate the background doping in the nominally undoped layers to be of order 10 16 cm −3 . Layer thicknesses for all the samples used are given in table 1.
The electrolyte used for anodic oxidation was a 0.04 M solution of KNO 3 in ethylene glycol, with 0.35% by volume of de-ionized water [10] . Samples were dipped in buffered hydrofluoric acid prior to oxide growth to remove the native oxide. Oxidation was then performed at room temperature in a Pyrex glass beaker, with the SiGe sample suspended in the electrolyte to form the anode of the electrochemical cell. Electrical contact to the SiGe sample was made above the electrolyte using a large area ohmic contact. The counter electrode was platinum. For sample 1, discussed below, the oxide was grown for 30 min at a constant applied voltage, during which time the current density decreased from ∼0.6 mA cm −2 to ∼0.2 mA cm −2 . It has been shown [11] , on bulk Si, that anodic oxide growth at constant voltage reduces the density of states at the oxidesemiconductor interface.
After oxidation, ohmic contacts were made to the samples by evaporating AuSb-Cr-Au and then alloying at 
350
• C in N 2 . Finally, metal oxide semiconductor (MOS) capacitors of area A = 2.3 × 10 −3 cm 2 were defined by evaporating Cr-Au. After metallization the samples were annealed in N 2 at 400
• C for 180 min [12] . Oxide characterization was carried out by current-voltage (I -V ) and high-frequency (100 kHz) capacitance-voltage (hf-CV) measurements.
In figure 1 we show a hf-CV curve for a typical MOS capacitor grown on sample 1 by anodic oxidation. The oxide thickness, calculated from the nearly saturated accumulation capacitance, C acc , is ∼6 nm, and indicates that approximately 2.5 nm of the Si cap was consumed during oxidation. The hysteresis observed between the positive and negative-going voltage sweeps of the hf-CV curve is indicative of mobile charge in the oxide and/or slow states at the oxide-Si:SiGe interface [12] . The hysteresis was somewhat reduced by the nitrogen anneal described above but could not be removed completely at the temperatures used. Also shown in figure 1 is a computed fit to the experimental data, generated using a self-consistent 1D Poisson solver applied to the layer structure of sample 1. The Poisson solver requires several material parameters relevant to the Si:SiGe system, one of the most important being the conduction band offset, E c , which we take to be 180 meV for these layers. The output from the Poisson solver has been calibrated against measured data from unoxidized samples. The agreement is usually better than 10% which can be attributed to the uncertainty in the layer thicknesses and doping profile. However, the solver does not take account of oxide defects such as trapped charge and interface states. The presence of the latter leads to a characteristic 'stretch-out' of the CV curve. The interface state density, D it , was extracted using a modified Terman method [13, 14] . To obtain the fit shown in figure 1 it was necessary to assume an interface state density of D it = 3.8×10 12 eV
Although high compared with good thermal oxides no attempt has been made to reduce the number of interface states and it may be possible to achieve smaller values of D it .
A feature of the hf-CV curve in figure 1 is the inflection in capacitance that occurs between −1 V and 0 V. The inflection is associated with the strained Si quantum well layer, which contains a higher density of electrons than the surrounding SiGe layers. The electron sheet density, n s , in the quantum well can be estimated from the change in voltage across the inflection, together with the corresponding average capacitance, i.e. n s ∼ C inf V . This gives n s ∼ 5 × 10 11 cm −2 . A value of n s ∼ 6 × 10 11 cm −2 is obtained using the 1D Poisson solver. The similarity between the calculated and measured sheet densities is a good indication that the anodic oxide growth has not caused any measurable degradation of the Si:SiGe material. The leakage current through the same capacitor is plotted in figure 2 as a function of applied field. The current density at 10 6 V cm −1 is ∼2 × 10 −7 A cm −2 and corresponds to a resistivity, ρ, of ∼5 × 10 12 cm. The comparatively low oxide resistivity, coupled with the high density of interface states and hf-CV hysteresis, indicates that the anodic oxide in the current work is inferior to similar oxides grown on bulk silicon [10, 15] . However, it should be noted that no attempt has been made to optimize either the growth or subsequent processing of the oxides grown here, other than as already described.
Anodic oxidation of modulation-doped quantum wells
The low-temperature electron mobility is a sensitive measure of the disorder in the quantum wells. Sample 1, discussed above, was nominally undoped and became insulating at low temperatures. To measure the mobility at liquid helium temperatures we used modulation-doped quantum wells (samples 2-4). In these samples a heavily doped supply layer was inserted above the quantum well and separated from it by a nominally undoped spacer layer. The nominal doping concentration in the supply layer was 5 × 10 18 cm −3 but strong surface segregation leads to nonuniform dopant incorporation with higher doping levels close to the surface [9] .
The anodic oxidation of samples 2-4 followed a similar recipe to that used for sample 1, except that a period of growth at a constant current density of 1 mA cm −2 was used prior to growth at constant voltage. Growth at constant current increases the oxidation rate, allowing thicker oxides to be readily achieved. When measured at low temperatures, the thicker oxides could withstand larger gate voltages. Details of the anodic oxidation and samples used are given in table 1.
After oxidation the modulation-doped quantum wells were processed into MOS gated Hall bars for characterization at a temperature of 0.4 K. The electron concentrations and channel mobilities were determined as a function of gate voltage. The measured values of n s are derived from the periodicity of the Shubnikov-de Haas oscillations, which are mainly sensitive to the high-mobility electrons in the quantum well. At low temperatures the heavily doped SiGe supply layer 'freezes out' and we observe no significant parallel conduction in these samples. From the measured sheet resistance, R s , and density we can therefore extract the mobility since µ = (n s eR s ) −1 . We are interested in transport on both on-axis and tilted substrates and in figure 3 we show mobility as a function of n s for quantum wells grown on substrates tilted away from the (001) normal by 0
• , 2
• . The full symbols represent data from the oxidized samples while the open symbols are results prior to anodic oxidation. The mobilities are comparable with those measured prior to oxidation, indicating that the quantum well is not degraded during the process. This is in marked contrast to samples that have been thermally oxidized where we consistently observe a reduction in mobility along with an enhanced electron density in the well [1] .
In modulation-doped strained silicon quantum wells several scattering mechanisms limit the low temperature mobility. Gold [16] has calculated the scattering rate due to background impurity doping in the silicon channel, that due to the remote impurities in the SiGe supply layer and that resulting from roughness at the Si:SiGe interface. The last two mechanisms are predicted to give a µ ∝ n −1 s behaviour in the low sheet density regime that we are interested in, i.e. a mobility that increases as n s decreases. In contrast, figure 3 shows that the mobility drops as the electron concentration is reduced which is consistent with scattering due to background impurity doping. In this regime the variation in the local electric field decreases the screening properties of the electron gas and µ e decreases with decreasing n s . For samples with a sheet density of less than 10 13 cm −2 Gold has shown [16] that the background impurity limited mobility can be described by
At low temperatures phonon scattering is removed and background impurity scattering is likely to dominate in our samples. We have fitted the data in figure 3 to equation (1) and the values of N back are given in [17] using ungated samples with different sheet densities.
Conclusions
We have successfully demonstrated the growth of a thin anodic oxide on strained Si:SiGe quantum wells. The properties of the oxide have been characterized by C-V , I -V and magnetotransport measurements.
The lowtemperature mobility does not appear to be reduced after anodic oxidation, suggesting that anodization of the strained silicon cap layer is a damage-free process. Future work is required, however, to optimize the electrical properties of the oxide.
